A memory failure analysis framework is developed-the Failure Analyzer for MEmories (FAME). The FAME integrates the Memory Ermr Catch andAMlysis(MECA)system andthe Memory Defect Diagnostics (MDD) system. The fault-fype based diagnostics approach used by MECA can impmve the effrciency of the test and diagnostic algorithm. The fault-pattern bosed diagnostics appmach used by MDDfunher improves the defect identijcation capabilio. The FAME also comes with a powerful viewer for inspecting the failure patterns and fault patterns. It provides an easy way to m r m w down the potential cause of failures and identify possible defects mow accurately during the memory pmduct development and yield ramp-up stage. An erperimenr hns been done on an induslrial case, demonstrating very accurare results in a much shorter time os compared with the conventional way.
Introduction
Memories of heterogeneous types, such as SRAM, DRAM, flash memory. etc., have become the major components in a typical system-on-chip (SOC). A large number of memory cores not only increase the design and integration complexity, but also dominate the chip area. In addition, memories have been widely used as the technology driver, i.e., they are often designed with a density that is at the extremes of the process technology. Therefore, the SOC yield is largely determined by the yield of the embedded memories. The demand in more efficient product development methodologies to provide a better yield learning curve is becoming more and more urgent, so far as reaching a profitable yield level witbin a short time-tovolume is concerned 111. An effective memory failure analysis (FA) methodology thus is one of the key factors in the success of SOC Conventional failure analysis approaches rely on FA engineers to identify the possible defect locations based on their experiences and the statistical information of physical defects. Usually the defect information is presented as a failure bitmap that shows the failed cells in a memory array, or as a wafer map that provides global process flaws. The failure pattems are some specific shapes formed by the failed cells. Their distributions are used to narrow down the potential defects that cause the failures (21. Commercial memory testers and their yield analysis tools also support the automatic analysis and location of the failure pattems in the memory bitmap or wafer map [3]. In addition to failure pattern analysis, inductive fault analysis (IFA) has also been used to link the defects to functional fault models for certain semiconductor memories. Given case justifies the effectiveness of the FAME.
Improved Error Catch Scheme and Test Algorithm Generation
In this section, an error catch scheme is presented for the effectively cooperation of the ATE and the MECA. The test algorithm generator is also improved accordingly. The MECA system is a faulttype based diagnosis system that requires March syndrome or error bitmaps of each read operation in the test 
There are 11 read operations, resulting in a total of 11 error bitmaps ( E~E I
. . .Eli). With appropriate manipulation of these error bitmaps, the MECA system can distinguish the fault type of each failed cell. Conventional test scheme using external ATE only records the union set ofall the enor hitmaps (i.e., the overall failure hitmap). We used the Credence Kalos-XP tester to demonstrate the capability of external ATE for our MECA system. In the Kalos-XP tester, two embedded Error Catch RAMS (ECR), each of 72Mbit. are used for logging the failure bitmap. They can be merged as a single 144Mbit
ECR. After the test is complete, a failure bitmap of at most 144Mbit will he stored in ECR with row (X) address and column ( Y ) address properly specified. In the MECA system, we modified the test pro- To extend the capability, the compromise is to merge all the bitmaps in each March element, e.g.. EA = E n U E 1 and E; = 
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Note that thc error bitmap represents the failed cells detcctcd by all the read operations in a March element. Using the RAMSES and TAGS, the regenerated test has identical diagnostic resolution with previous 17N one. And the ATE can store and transfer the bitmap after each March element, keeping its maximum capacity to diagnose the memory under test. In the MECA system. effective test can be generated systematically under different test requirements, target fault models and ATWBIST limitation.
Fault Pattern Modeling for The MDD
In our previou, work [SI, the MDD system is propard lo create the fault panerns. which is defined as failure pattems with fault type of each failed cell, and the defect dictionary. The automation makes the fault pattem based diagnostics adaptable for different memory designs and technologies. Here we show the modeling technique for the fault pattem and defect dictionary Figure 3 shows an experimental result of fault pattems using a commercial 0.25pn embedded SRAM design, with the particle de- where Fk is the K h fault type in the pattem for 1 5 k _< N and Rk is the number of the repetition (see Fig. 4) . RI, can be omitted when it is 1. For example, a failed row consists of interleaved stuck-at-0 and stuck-at-I faults can be described as (SAFO, SAFI). For fault pattems with multiple columns, rows or cells (e.g., FP5, FP6, or FE"), cascaded fault types can be used. In Table I , FP5 is defined as {(SAFI), (SAFI)] with row width of 2. There are several optional parameters:
base denotes the fault type of the base cell where the defect is injected. For some particular pattems, the fault type of the base cell is different from that of other faulty cells, e.g., a SAFI row with the base cell of SAFO. In addition, we also define rowfuulrqpe and columnJaultqpe to describe Cross-like fault pattem. Irregular or user-defined pattem is also supported by the FAME with geometry expandability. Unrecognized fault can be represented as March synd " e directly. Our failure analysis framework can process fault patterns even with unrecogni zed fault types because the defect dtctionary is generated automatically, regardless the fault type is recognized or not. When a fault pattem is found, defecr parameter denotes its defect candidates with probabilistic weighting. Currently we support three possible defect types: short, open and missing contact, which are described hv "+", "-" and "!". rescectivelv. In addition to probability of defect candidates (see Table I ) . fault pattems can have priority during the analysis. For example, an FPI pattem can also be recognized as m FPlO along a faulty column of m cells. In the FAME framework, the fault pattern with more failed cells has higher priority due to higher probability hy default. Extreme cases such as the selection of an FPl or m FPlOs are performed automatically. But ambiguous situations (e.g., a pattern of an FPS can also he the combination of two FPls) require user-defined priorities or manual inspection. Note that even the resultant fault patlems have unrecognized fault types (signatures) from conventional functional faults, defect-level diagnostics is still effective using OUT methodology due to the fault pattem and defect dictionary modeling.
FaulUFailure Pattern Viewer
Although there is a high degree of automation, experienced engineer is always the key in the memory failure analysis framework. We developed a GU1-based viewer to facilitate the manual debugging process (see Fig. 5 ). Physical geometry of the memory a m y can he displayed with memory architecture and scrambling information.
Failed cells with their fault types are plotted and categorized using different colors. In addition, both failure and fault pattems can he visually highlighted with their suspect defect information. With the fdurelfault pattcm viewer, the topological defect information, such as boundary weakness, etc., can he effectively analyzed hy memory designers and FA engineers for further yield improvement.
Experimental Results
We have done an experiment using industrial single-port SRAM chips of size 64KxI2. The memory m a y consists of four banks, wanged as twu by lwo in physical layout. Each bank has 512 rows and 382 columns.
To examine the effectiveness of the FAME. we applied 2 different 17N March algorithms with the same fault diagnostic resolution. The two algorithms are labeled as Test I (as discussed in Sec. 2) and Test 2 [6] which is listed as follows: 0 (W);h (63, w 1 , r I ) ; f i (r1);fi (rl,WO,fl);fi (630); U (fi,wI,rl);U (rl);U (rl,wO,flu);fi (TI). Table 2 shows the statistical results of one memory chip. In the first iteration, a total of 40 fault types are detected both for Test 1 and Test 2 (see Table 2 (a)). However, the numbers of failed cells are inconsistent. By inspecting the failed cells with identical fault types, the fourth column of Table 2(a) shows that 9 faults are coincident in the two tests. They are SAFO, SAFI, RDFO, SOF and 5 suh-type idempotent coupling faults (CFid) (including CFid(C;O),, CFid(C;O)t, CFid(J;l),5, CFid(t;O),, and CFid(t;l)l, where the subscript 's' or 'I' In addition, Table 3 lists the statistics of the fault patterns. The five clups fall into two categories. Chips 3, 4 and 5 have only one fault pattern, i.e., FP7, which is a failed row with random faults. The faulty behavior is that the failed cells have incorrect read-out for almost all the read operations, which matches the behaviorof the random fault. In addition, some failed cells behaved irregularly. After the analysis of their physical location by the viewer, we found out that these cells are all located at local boundary of the physical memory may. 
Conclusions
Combining the MECA, MDD, and viewer, we have proposed an integrated framework-the Failure Analyzer for MEmories (FAME).
With proposed error catch scheme for commercial ATE, an experiment has been done on an industrial case to demonstrate accurate results for the diagnostics and debugging of memories. Fault types not only can be identified, but also can he justified by our approach systematically. The target fault set can be further improved effectively for specific memory design and technology. Testldiagnostic algorithms can thus be optimized by the FAME accordingly. In addition. fault pattem based diagnosis facilitates the categorization of the failed chips, simplifying the defect diagnostics efficiently. Our fault pattem modeling technique is flexible and extensible. The sophisticated failurelfault pattern viewer facilitates the defect inspection. Using the information of fault type and fault pattern together, costeffective defect identification and yield improvement can be achieved with the FAME.
Our future work includes the improvement of the pattem recognition for overlapped and inexact patterns. and the improvement of the methodology to create more accurate and realistic defect dictionary for higher testldiagnostics quality.
